CVE-2025-0647
7.9
CVSS:3.1/AV:L/AC:L/PR:H/UI:N/S:C/C:H/I:H/A:N
Summary
In certain Arm CPUs, a CPP RCTX instruction executed on one Processing Element (PE) may inhibit TLB invalidation when a TLBI is issued to the PE, either by the same PE or another PE in the shareability domain. In this case, the PE may retain stale TLB entries which should have been invalidated by the TLBI.
Affected Software
| Vendor | Product | Version Range | Status |
|---|---|---|---|
| Arm | Neoverse-N2 | 0 | affected |
| Arm | Neoverse-V3AE | 0 | affected |
| Arm | Neoverse-V3 | 0 | affected |
| Arm | Neoverse-V2 | 0 | affected |
| Arm | Cortex-X925 | 0 | affected |
| Arm | Cortex-X4 | 0 | affected |
| Arm | Cortex-X3 | 0 | affected |
| Arm | Cortex-X2 | 0 | affected |
| Arm | Cortex-A710 | 0 | affected |
| Arm | C1-Premium | 0 | affected |
| Arm | C1-Ultra | 0 | affected |
Weaknesses
- CWE-226: CWE-226 Sensitive Information in Resource Not Removed Before Reuse
ADP Enrichment
CISA ADP Vulnrichment
- SSVC:
- Exploitation: none
- Automatable: no
- Technical Impact: total
Additional References
References
Feedback
Was this page helpful?
Glad to hear it! Please tell us how we can improve.
Sorry to hear that. Please tell us how we can improve.